ABSTRACT Graphene is a 2-D electronic material that has drawn intensive interest due to its high carrier mobility, film flexibility, and tunable bandgap. The unique bandgap modulation by the transverse electrical field in the graphene nanoribbon (GNR) offers new opportunity to pursue switches with steep subthreshold not limited by thermal voltage. In this paper, we demonstrate a graphene routing process (GRP), which can implement the side-gate GNR transistor with field-effect bandgap modulation (FEBM). The GRP precisely aligns the side gates to the transistor channel, and provides scalable W/L without registry concerns. Besides, by controlling the pattern sizing, the metallic source/drain, side gates, and semiconducting channel are all defined on the large-area graphene thin-film by one-critical lithography step. The GRP process thus can be adapted to the backend process with thin-film transfer even on flexible substrates. The double side-gate GNR transistors exhibit FEBM and a negative temperature coefficient for the ON-state conductance which can stabilize thermal runaway. In addition, the single-layer routing for simple circuit topology can improve package density and reduce number of contact vias. Combining FEBM with the electrostatic control can bring forth higher ON current and sub-60 mV/decade switching. These device characteristics offer a potential power-gating technology in low-power applications.
I. INTRODUCTION
The unique electrical properties make graphene as an alternative material in many new applications. The high electron/hole mobility [1] - [3] and symmetrical band structures [2] , [3] of graphene are useful for high-frequency transistors [4] - [6] . Meanwhile, the lack of semiconductor bandgap limits its switching application where current complementary metal-oxide-semiconductor (CMOS) technology excels. However, the 2D quantum confinement in the graphene nanoribbon (GNR) can open up a bandgap of magnitude inversely proportional to the ribbon width [7] - [9] . Therefore, the semiconductor-like GNR has drawn great interest and motivated the idea of all-graphene circuits [10] , [11] .
In order to pursue the steep subthreshold switching, many new concepts have been proposed [12] - [14] . The field-effect bandgap modulation (FEBM) [15] - [19] transistor is one of the potential solutions to improve the subthreshold slope without complicating circuit topology. Actually any bandgap contribution from size quantization in 2D semiconductors will express FEBM. However, previous double-spacer lithography and other process approaches [9] , [16] , [20] are either challenging or having the issue of device registry, especially for the implementation of side-gate separation. The design and fabrication difficulties significantly raise the integration barrier onto CMOS platform.
In this work, we propose the graphene routing process (GRP) for dual-side-gate GNR transistors, as depicted in Fig. 1 , where the channel, side gates, source, drain and connection between transistors are all in a single graphene layer. The channel dimension and side-gate separations are obtained within one critical-step of maskless electron beam lithography (EBL). This approach avoids misalignment of the GNR and the side-gates, which is the most crucial feature for the side-gate FEBM transistor. Moreover, even if the spacing between channel and side gates are determined by EBL, FEBM is still sufficiently effective because the required transverse field is small, as would be clearer later. Furthermore, GRP can not only reduce the number of contact vias in circuit connection, but also enable the channel, source, drain, and gate to be all leveled in one flexible layer, which offers great advantages of integrating the graphene layer as power gating grid in the backend process. 
II. DEVICE FABRICATION
GRP started with the chemical vapor deposition (CVD) graphene on the 285nm silicon dioxide (SiO 2 ) grown on the Si substrate, as shown in Fig. 1(a) . For backend integration, the graphene layer can be transferred instead of in-situ CVD growth [21] . In Fig. 1(b) , the metal contacts of Ti/Pt/Au are grown by evaporation and defined by EBL. Here these electrodes are only used as probing pads and alignment keys.
The active device patterns, including the source, drain, planar side-gate pair and channel, are all obtained in one-step EBL with negative-tone hydrogen silsesquioxane (HSQ) and oxygen plasma etching, as illustrated in Fig. 1(c) . The active region is examined by scanning electron microscope (SEM) which shows the critical dimension: W/L = 20nm/2μm of the GNR channel in Fig. 2(a) . The 150nm separation between the edges of side gates refers to the nominal feature size on the layout design. The sample is finalized by cleaning the residual e-beam resist. 
III. RESULT AND DISCUSSION
The back-gate field-effect transistor (FET) is examined in Fig. 2(b) . The drain current I d , modulated by V bg , presents the typical ambipolar conduction, which is one of the signatures for the monolayer graphene due to the symmetrical Dirac cone in the energy-momentum (E-k) diagrams. To probe the FEBM properties, the device is operated under the side-gate modulation mode, where V sg is independent of the grounded V bg and I d shows a strong dependence on the transverse field. The FEBM in Fig. 3 (a) is extracted by current enhancement among different biasing strategies: (i) grounding one of the side gates while biasing the other, (ii) biasing both side gates together, (iii) biasing the side gates differentially. The detailed derivation had been discussed in the previous work [16] . However, GNR in this work shows less FEBM at higher transverse fields than those devices by double-spacer lithography process. This can be explained by the weakened bandgap modulation from edge roughness [22] , [23] . In the double-spacer lithography process, the line edge roughness (LER) is suppressed by reducing the width variation inherited from the previous process. In the future, the LER effect on FEBM should be studied by replacing the patterned GNR with chemicalsynthesized GNR [9] which has atomically sharp edges and reasonably large bandgap. For future aggressive optimization, boron nitride (BN) as gate oxide should also be integrated to exclude the contribution from edge conduction and interface states [24] .
The functional relation of bandgap modulation E g with respect to the transverse field F transverse in mV/nm is fitted to:
where d sg is the side-gate separation. Equation (2) is extracted from GRP devices, while (3) from spacerlithography devices. The theory and derivation were discussed in the previous work [16] . Notice that the critical field for FEBM is small, 5.53mV/nm for GRP and 3.16mV/nm for spacer. The tailing-off bandgap modulation curve for GRP may be attributed to the small quantum-confinement bandgap before the modulation occurs. This high modulation sensitivity of FEBM is desirable for low-power operation. The implementation strategy is to first determine the bandgap needed for maintaining low OFF currents and then narrow the bandgap as much as possible by F transverse from side gates when the channel is ON. Inclusion of FEBM with conventional FET operation will give more gate control, higher ON current and steeper transition without compromising static power consumption. To understand the performance enhancement from FEBM, Eq. (2) is combined with the modified long-channel EKV model [25] to simulate the I-V characteristics under side-gate biasing strategy (i). The simulation environment is constructed under the vacuum condition, W/L = 20nm/2μm, d sg = 150nm, and carrier mobility μ e,h = 1500 cm2/V·s without including mobility degradation mechanism. The mobility value used is closed to the direct field-effect mobility extraction from Fig. 2(b) . Combining the bandgap modulation with the conventional switching concept will offer higher gate control, larger ON current and steeper transition. In the saturation region, the I d − V sg curves are illustrated in Fig. 3(b) with noticeable improvement for ON current, transconductance g m and ON/OFF current ratio in comparison with the conventional FET. However, FEBM will affect the linearity of output characteristics, which should be taken into account for analog applications. The output characteristics of I d − V ds under stepping V sg demonstrate higher drive current and lower channel resistance in the linear region, as shown in Fig. 3(c) . Under the long-channel 146 VOLUME 3, NO. 3, MAY 2015 approximation, the subthreshold diffusion current can be written as [26] :
where n eff is the effective carrier concentration, D 0 is the carrier diffusivity, ψ es is the electrostatic surface potential at the GNR channel, K is the Boltzmann constant, T is the temperature, V ds is the drain bias, n po is the equilibrium minority carrier concentration, and C fringe and C oxide are the fringing and side gate capacitances, respectively. To investigate the ultimate scalability in the GNR FET, simulation is done without the consideration of parasitic capacitances. The subthreshold slope versus V sg is shown in Fig. 3(d) under various side-gate separations. The simulation evaluates the transverse field strength needed for steep subthreshold performance. The major mechanism of sub-60mV/decade switching is due to the enhanced intrinsic carrier concentration from FEBM. For simplicity, the mobility degradation with respect to the width and LER are not considered [27] . In this work, the subthreshold slope is gradually saturated at V sg = 0.5V, which can be interpreted as insufficient bandgap from 2-D quantum confinement at F transverse = 0 as well as the strong LER in the present EBL direct-print process [16] , [28] . The inherited LER on the GNR channel will strongly affect quantum confinement and scattering mechanisms [9] , [19] , [29] which potentially change the FEBM efficiency. The temperature coefficient on FEBM is investigated in Fig. 4 . The output conductance shows negative temperature coefficient α gd = ∂g d /∂T in Fig. 4(a) due mainly to the mobility degradation in the drift current. This negative temperature coefficient for the ON-state will be a favorable feedback in current redistribution under self-heating perturbation, which is essential to the power gating transistor [30] to avoid thermal runaway. Moreover, g m_sg = ∂I d /∂V sg has a positive temperature coefficient at low V sg regions in Fig. 4(b) , which indicates that the diffusion current is the dominant current component and I d is still sensitive to the intrinsic carrier concentration. The non-monotonic temperature dependences of g m_sg in ON and nearly-ON states can also be viewed as supporting evidence in the observed FEBM. The Arrhenius plot of the drain current in log scale versus 1/T is used to extract the FEBM parameters for confirmation in the inset of Fig. 4(b) , because the slopes in log I d − 1/T change with respect to the magnitudes of bandgap. From this observation, the field strength of 0.02V/nm can shrink the bandgap by 17meV, which is close to the result in Fig. 3(a) . 
IV. CONCLUSION
In summary, GRP provides the scalability and registry control in the GNR devices, as well as circuit connection with topological complexity equal to 1. This one critical-step process lowers barrier for large-scale integration. The dual side-gate GNR transistor made by GRP also demonstrates FEBM which is not limited by 60mV/decade switching at room temperature. The functional form of FEBM is extracted from GRP devices and is used to predict the performance enhancement. Even though the LER reduces the bandgap modulation efficiency, the transfer characteristics shows higher ON currents, larger ON/OFF current ratios, and steeper transitions in both the linear and saturation regions. In addition, subthreshold slopes smaller than 60mV/decade can be observed under various side-gate separations. However, the LER inherited from the EBL and etching processes degrades the FEBM efficiency. The negative temperature coefficient for channel conductance gives stable current redistribution under thermal perturbation, which makes the dual side-gate GNR transistor a potential power gating device with convenient integration in the backend process. The positive temperature coefficient of the transconductance in the low V sg region also provides additional evidence of FEBM in the experimental results. This work gives another piece of the puzzle to pin down the physical mechanisms behind FEBM. The detailed contribution of transport gap or bandgap toward FEBM needs further evidence to have eventual resolution. The GRP provides the pathway for reducing the numbers of vias. For central process unit (CPU) with over 1 billion transistors, all-in-one-layer device is surely out of the scope. Even though the semiconductor technology is pursuing the 3D integration for more functionalities, the scalable GRP may generate an impact in the industry of thinfilm-transistor active matrix display or in power distribution network because of relatively low circuit complexity.
